Skip to content

ESALab

Department of Electrical Engineering, POSTECH

  • Home
  • Members
  • Research
    • Computer Systems
  • Publications
    • International Journal
    • International Conf.
    • Domestic Journal
    • Domestic Conf.
    • Books & Patents
  • Lecture
  • Contact
  • Home
  • Members
  • Research
    • Computer Systems
  • Publications
    • International Journal
    • International Conf.
    • Domestic Journal
    • Domestic Conf.
    • Books & Patents
  • Lecture
  • Contact
  • Embedded System Architecture Laboratory

    from Architecture to Implementation

  1. 1
  • Introduction

    Embedded System Architecture Laboratory (ESAL) is a research group in the Department of Electrical Engineering at POSTECH, Pohang, Korea. Targeting the future intelligent computing systems, our research interests include computer architectures, advanced memory systems, signal processing algorithms of VLSI, and embedded system-on-chip designs.

  1. 1
  • Openings

    We are actively seeking self-motivated, resourceful, and dedicated students who are interested in the general areas of computer systems. Currently, we have 1~2 openings for graduate courses starting from Sep. 2020 or Mar. 2021. Interested candidates may contact Prof. Sunggu Lee via slee[at]postech.ac.kr.

  1. 1
  • Latest News

    [2020/08] Our paper entitled "Hierarchical approximate memory for deep neural network applications," has been accepted for presentation at the 2020 Asilomar Conference on Signals, Systems and Computers (ACSSC 2020).

    [2020/04] Our paper entitled "Layerwise buffer voltage scaling for energy-efficient convolutional neural network," has been accepted for publication in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

    [2019/11] Our paper entitled "FPGA-based sparsity-aware CNN accelerator for noise-resilient edge-level image recognition," has received the Distinguished Design Award at the 2019 IEEE Asian Solid-State Circuits Conference (A-SSCC 2019).

    [2019/11] Our paper entitled "Memory-reduced network stacking for edge-level CNN architecture with structured weight pruning," has been accepted for publication in the IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS 2019/Q4).

    [2019/10] Our research on the energy-efficient BLE5-based wearable device for tracking football players has received the Best Paper Award (Synopsys Award) at 2019 IEEE International SoC Design Conference (ISOCC 2019).

  1. 1
Contact
+82-(0)-54-279-5936
kdh2016 [at] postech.ac.kr
402 of 2nd Science Building, POSTECH, 77 Cheongam-ro, Nam-gu, Pohang-si, Gyeongsangbuk-do, Korea 37673