Skip to content

ESALab

Department of Electrical Engineering, POSTECH

  • Home
  • Members
  • Research
    • Computer Systems
    • Intell. Mobile SoC
  • Publications
    • International Journal
    • International Conf.
    • Domestic Journal
    • Domestic Conf.
    • Books & Patents
  • Lecture
  • Contact
  • Home
  • Members
  • Research
    • Computer Systems
    • Intell. Mobile SoC
  • Publications
    • International Journal
    • International Conf.
    • Domestic Journal
    • Domestic Conf.
    • Books & Patents
  • Lecture
  • Contact

  • Embedded System Architecture Laboratory

    from Architecture to Implementation

  1. 1

  • Introduction

    Embedded System Architecture Laboratory (ESAL) is a research group in the Department of Electrical Engineering at POSTECH, Pohang, Korea. Targeting the future intelligent computing systems, our research interests include computer architectures, advanced memory systems, signal processing algorithms of VLSI, and embedded system-on-chip designs.

  1. 1

  • Openings

    We are actively seeking self-motivated, resourceful, and dedicated students who are interested in the general areas of computer systems. Currently, we have 1~2 openings for graduate courses starting from Mar. 2019. Interested candidates may contact Prof. Sunggu Lee via slee[at]postech.ac.kr.

    We are looking for B.S., M.S., and Ph.D. students in the general areas of digital integrated circuits and systems. For graduated courses, we have 1 opening starting from Mar. 2019. If you are interested in joining our intelligent mobile SoC team, please contact Prof. Youngjoo Lee via youngjoo.lee[at]postech.ac.kr.

    We are also looking for postdoctoral researchers and research professors. Please contact Prof. Youngjoo Lee if you are interested in these positions. 

  1. 1

  • Latest News

    [2018/07] Our paper entitled "Area-optimized syndrome calculation for Reed-Solomon Decoder" has been accepted for publication in IEIE Journal of Semiconductor Technology and Science.

    [2018/07] Our proposal "Physical layer security for low-power and low-latency massive IoT networks" has been approved by IITP Korea (정보통신기술진흥센터 혁신도약형R&D과제).

    [2018/06] Our design entitled "Energy efficient symmetric block-wise concatenated BCH decoder for healthy mobile systems" has been awarded the 2018 IDEC Congress CDC Best Design Award.

    [2018/06] Our proposal "Fundamental research laboratory of ultra-high speed data transmission for real-time high-resolution in-vivo imaging" has been approved by NRF Korea. (한국연구재단 기초연구실) 

    [2018/05] Our paper entitled "Rapid balise telegram decoder with modified LFSR architecture for train protection systems" has been accepted for publication in IEEE Transactions on Circuits and Systems II: Express Briefs.  

  1. 1
Contact
+82-(0)-54-279-5936
kimpp200, seokhahwang [at] postech.ac.kr
402 of 2nd Science Building, POSTECH, 77 Cheongam-ro, Nam-gu, Pohang-si, Gyeongsangbuk-do, Korea 37673